ABSTRACT
Introduction
In the recent past, significant research has been carried out into high-speed communications systems for distributed real-time and multimedia applications. A surprisingly small amount of this work, however, has considered the issues that arise when ATM and other high-speed networks are interfaced to conventional workstations running standard multiprogrammed operating systems such as UNIX. Rather, the research has tended to focus on network issues [Kurose, 93] , [Baguette, 92] or has made specific assumptions about the end points of multimedia and real-time communication. Some researchers, for example, have assumed specialised end-systems such as CODECS or multimedia enhancement units [Hayter, 91] , [Scott, 92] . Others (e.g. [Jeffay, 91] ) have considered specialised real-time operating systems unable to support conventional applications or conventional modes of operation such as dynamic process creation.
to underpin both UNIX and real-time applications. A standard UNIX SVR4 'personality' included with Chorus is used to support UNIX applications. Our extensions to Chorus described in this paper are used to support real-time applications.
Our previous work in the field of distributed real-time and multimedia application support has concentrated on API issues [Coulson, 94a] , CPU scheduling issues [Coulson, 93] , transport issues [Campbell, 93a] and network architecture [Campbell, 94] . Complementary to these areas, the present paper focuses on the resource management strategies used in our Chorus extensions. The three major resource classes considered are CPU cycles, network resources and physical memory. In this paper we focus on end-system related communications issues rather than internet or network resource management issues (although we do cover resource allocation in the ATM network environment). Broader network and internetworking issues are discussed more fully in [Campbell, 94] .
The paper begins by providing, in section 2, some necessary background material on Chorus. Next we present, in section 3, an overview of the architecture of our real-time support infrastructure. This consists of:-
• an application programmer's interface (API) at which QoS requirements can be stated,
• a CPU scheduling framework which minimises kernel context switches in both application and protocol processing,
• an ATM based communications stack which features an enhanced IP layer for internetworking,
• a framework for QoS driven memory management, and
• a framework for flow 1 management which integrates the management of resources in both end-systems and the network.
We then, in section 4, investigate the management of CPU, communications and memory resources in this architecture. The various resource management functions are categorised as either static or dynamic as defined in [Campbell, 94] . In essence, static QoS management deals with connect time issues such as QoS translation (i.e. deriving resource quantities from QoS parameters), and admission testing (i.e. determining whether new sessions can be created given their specific resource requirement and current resource availability).
Dynamic resource management, on the other hand, deals with data-transfer time issues. In its full generality dynamic resource management subsumes maintenance, monitoring, policing and re-negotiation of QoS levels [Campbell, 93b] . The role of the maintenance function, which is the only dynamic aspect treated in this paper, is to actually achieve the requested levels of QoS given the resources statically dedicated at resource allocation time -e.g. by providing suitable scheduling mechanisms, and arranging for time constrained memory access and protocol operation.
In the concluding sections of the paper, we discuss related work in section 5 and offer concluding remarks in section 6.
Background on Chorus
Chorus is a commercial micro-kernel technology which supports the implementation of conventional operating system environments through the provision of 'personalities' (for example a personality is available for UNIX SVR4 as mentioned above). The micro-kernel is implemented using modern techniques such as multi-threaded address spaces and integrated message based communications. The basic Chorus abstractions are actors, threads and ports, all of which are named by globally unique identifiers. Actors are address spaces and containers of resources which may exist in either user or supervisor space. Threads are units of execution which run code in the context of an actor. They are scheduled according to either a pre-emptive priority based or round robin timeslicing scheme. Ports are message queues used to hold incoming and outgoing messages. The inter-process communication sub-system supports both request/reply messages and asynchronous messages.
Chorus has several desirable real-time features and has been fairly widely used for embedded real-time applications. Its real-time features include pre-emptive scheduling, page locking, timeouts on system calls, and efficient interrupt handling. Unfortunately, Chorus' real-time support is not fully adequate for the requirements of distributed real-time and multimedia applications, principally because there is no support for QoS specification and resource reservation:-
• although it is possible to specify thread scheduling constraints relative to other threads, absolute statements of requirement for individual threads cannot be made,
• in the communications sub-system, the exclusive use of connectionless datagrams makes it impossible to pre-specify communications resource allocation,
• due to the use of a paged virtual memory system it is not possible to place bounds on memory access latency except by the extreme measure of wiring pages.
Note, however, that such limitations are not unique to Chorus: they are shared by most of the other micro-kernels in current use (e.g. [Accetta, 86] , [Tanenbaum, 88] ).
Architecture

Application Programmer's Interface
To remedy its current deficiencies for QoS specification and real-time application support, we have extended the Chorus system call API with new low level calls and abstractions. The new abstractions, provided in both the kernel and a user level library, are illustrated in figure 1 and described below. • rtports: these are extensions of standard Chorus ports and serve as access points for real-time communications. Rtports have an associated QoS which defines timeliness constraints on communication. They also provide direct application access to buffers thus minimising copy operations.
• devices: these are producers, consumers and filters of real-time data which support the creation of rtports and provide the memory for their buffers. One special type of device is the null device which is implemented in a user level library and permits user code to produce/ consume real-time data through the use of rthandlers.
• rthandlers: these are user supplied C routines which provide the facility to embed application code in the real-time infrastructure. They are attached to rtports at run time and upcalled on real-time threads by the infrastructure when data is available/ required.
They encourage an event-driven style of programming which is appropriate for realtime applications and also avoid the context switch overhead associated with a traditional send()/ recv() based interface.
• QoS controlled connections: these are communication channels with a specific QoS 1 . A connection is established between a source and a sink rtport according to a given QoS specification. There are two types of connection: stream connections for periodic and continuous media data, and message connections for time-constrained messages.
Stream connections are active in the sense that they initiate the transfer of data by upcalling a source rthandler (if attached). Message connections differ in that they passively wait for a source thread to pass them data via an ipcSend() call.
• QoS handlers: these are upcalled by the infrastructure in a similar way to rthandlers but are used to notify the application layer when QoS commitments provided by connections have been violated.
In addition to these features, the API includes calls for dynamically re-negotiating the QoS of open connections and for building pipelines of 'software signal processing' modules for local continuous media processing. It also has synchronisation primitives based on eventcounters and sequencers which incorporate the notion of deadline inheritance [Coulson, 94b] whereby a 'worker' thread carrying out a task on behalf of a calling thread inherits the deadline of the caller. Full details of the continuous media API are specified in [Coulson, 94a] and [Coulson, 94b] .
Scheduling Architecture
The scheduling architecture exploits the concept of lightweight threads which are supported in a user level library and multiplexed on top a single Chorus kernel thread per actor. In this context, we refer to Chorus kernel threads as virtual processors (VPs). The scheduling architecture is a split level configuration [Govindan, 91] consisting of a single kernel scheduler (KLS) to schedule VPs, and per-actor user level schedulers (ULSs) to schedule lightweight threads on those VPs (see figure 2 ). The advantage of lightweight threads and user level scheduling is that context switch overhead is minimal. On the other hand, the drawback of user level scheduling is that, by definition, it cannot ensure that CPU resources are fairly shared across multiple actors. This is the role of kernel level scheduling. The split level architecture combines the benefits of both user level and kernel level scheduling by maintaining the following invariants:-i) each ULS always runs its most urgent 1 lightweight thread, and ii) the KLS always runs the VP supporting the globally most urgent lightweight thread.
The scheduling invariants are maintained via a KLS/ ULS information exchange realised in terms of shared KLS/ ULS memory areas and software interrupts [Govindan, 91] . The shared memory area is divided into per-VP areas, each of which contains the urgency of the most urgent runnable lightweight thread known to its associated VP (along with some other information as described below). These urgency values are read by the KLS on each kernel level rescheduling operation to determine the next VP to schedule. Software interrupts are used by the KLS to inform VPs of the occurrence of real-time events in a timely fashion. Such events include timer expirations (used to implement pre-emption in user level scheduling), and data arrivals from local kernel devices or from the network. Software interrupts are always targeted at VPs but can be initiated either by kernel components (e.g. the KLS) or by library code in other application actors (see section 4.5.3).
The scheduling scheme also embodies the notion of conditional urgency. This allows not only the urgency of the most urgent runnable lightweight thread to be taken into account by the KLS (as above), but also the urgency of currently blocked threads. The implementation, which again exploits the shared memory area, uses per-VP conditional urgency sets which contain {thread_id, event, urgency} triples. In each triple, urgency represents the urgency that thread thread_id would have if only event was available to unblock it. The urgency values must all be greater than the urgency of that VP's most urgent runnable lightweight thread and the event values must all refer to events expected from an external source. Thus, when the KLS has an event to deliver, it will run the VP to which event is addressed iff there is a matching triple in that VP's conditional urgency set and the indicated urgency value is globally more urgent than that of any other lightweight thread.
To avoid potential violations of the scheduling invariants, we implement the system call interface seen by lightweight threads in terms of non-blocking system calls [Marsh, 91] . If lightweight threads performing system calls were permitted to block their underlying VP, they would also necessarily block all other lightweight threads multiplexed on that VP. Then the scheduling invariants would be violated if one of these other threads happened to be the globally most urgent. Non-blocking system calls avoid this problem by returning immediately from system calls, thus allowing ULSs to block the calling lightweight thread at the library level while continuing to run other lightweight threads on the actor's VP. The results of calls are eventually notified to the ULS via software interrupts. On receipt of such an interrupt the ULS stores the result in the data structures of the original lightweight thread and then lets it 'return' from its system call. Thus application code sees only blocking system calls (as per standard Chorus), and the complexities of non-blocking calls are masked by library code.
The implementations of software interrupts and non-blocking system calls also exploit the shared kernel/ user memory area. To deliver a software interrupt, the kernel places an event identifier and parameters in the shared memory area and then alters the program counter field of the user VP's context structure (also in shared memory) to point to a well-known entry point in the ULS. Thus, when the VP is next scheduled by the KLS, the VP immediately enters the ULS which picks up the event identifier and parameters, and schedules a lightweight thread to deal with the event. The implementation of our variant of non-blocking system calls which, because of the analogy with software interrupts we refer to as asynchronous system calls [Coulson, 94b] , is similar. The user level library places an operation identifier and parameters in shared memory and then sets an 'operation request' bit. The KLS, when it runs at the next system clock tick, notices that the operation request bit is set and copies the user's parameters to the appropriate VP or kernel server thread as determined by the operation identifier. Note that both software interrupts and asynchronous system calls avoid a special domain crossing; the call is actually effected the next time the recipient context (i.e. the ULS or the kernel) gets control by other means.
Communications Architecture
The standard Chorus communications stack was designed for the support of connectionless datagram services and uses retransmission strategies to enhance reliability. In contrast, our communications architecture (see figure 3 ) is intended to support QoS controlled connection oriented communications and configurable error control. Because of these disparate design goals, we have initially designed our stack to operate entirely separately from the existing Chorus facilities (however, we do intend in the future to integrate the functionality of the two stacks in a unified architecture).
Abstract Layering
The communications architecture enforces a strong distinction between communication for signalling purposes (i.e. connection establishment, network resource management and connection tear-down), and user data transfer purposes. The AAL5 and ATM layers are common to both the signalling and the user data stack and are described below, as is the transport layer. The signalling stack specific layers comprise an upper network sub-layer for resource management in IP routers and a lower network sub-layer for resource management in ATM switches. The IP layer is a subset of the existing RSVP network resource reservation protocol [Zhang, 93] . The ATM signalling protocol, called ATMSig, is a subset of the ATM Forum's UNI 3.0 [ATM, 93] . Note that the signalling stack also includes a reliable signalling message protocol over AAL5 which is a subset of the Service Specific Connection Oriented Protocol (SSCOP) (not shown in figure 3). The user data stack is positioned alongside the signalling stack. The upper architectural layer is a connection oriented transport protocol [Campbell, 92] which provides for QoS specification at connection time (including configurable error control), in service QoS renegotiation, and end-to-end flow control (via a rate based mechanism). Other transport layer functions such as admission control, resource reservation, performance monitoring, and dynamic QoS maintenance are supported outside the transport protocol proper by the scheduling, connection and memory management subsystems described in this paper.
The user stack's IP layer, called IP++, allows us to interwork outside the ATM network in a heterogeneous environment. It offers QoS enhanced facilities along the lines of those proposed in Deering's Simple Internet Protocol Plus (SIPP) 1 . In particular, IP++ uses a packet header field called a flow-id to identify IP packets as belonging to a particular connection or flow, and a flow-spec (see section 4.4.1) to define the QoS associated with each flow. Flowspecs are held by IP++ routers 1 and used to determine the resources dedicated to the router's handling of each IP++ packet on the basis of its flow-id. The state held by routers is initialised at connection set up time by the RSVP signalling protocol. Below the IP layer we use an AAL5 ATM Adaptation Layer service to perform segmentation and reassembly of IP packets into/from 53 byte ATM cells.
The lowest layer of our architecture is based on the Lancaster Campus ATM network. This delivers ATM to a mix of workstations, PCs, and multimedia devices designed at Lancaster [Scott, 92] . It also interconnects a number of Ethernets and interfaces to the rest of the UK via a 10Mbps SMDS connection to the UK SuperJANET 100Mpbs Joint Academic Network. The PCs which run the system described in this paper are directly connected to a 4x4 ATM switch via ISA bus interface cards.
Mapping the Architecture onto Chorus
In implementation, we map the abstract layered communications architecture partly onto per-actor user level libraries and partly onto a single, per machine, supervisor actor called the network actor 2 . The signalling aspects of the transport layer are implemented in the flow management protocol actor described in section 3.4. The data transport aspects of the transport layer is implemented in the same user level library 3 that supports the API abstraction discussed in section 3.1. This allows the transport service interface to be provided by the library level rtport and rthandler abstractions defined in that section. The transport protocol communicates with the network actor via software interrupts for receive side and asynchronous system calls for send side communications (see section 3.2).
Below the transport protocol, the rest of the communications architecture, including the ATM device driver, is implemented in the network actor. The two signalling protocols, RSVP and ATMsig, are not described here as they are considered to be outside the scope of this endsystem oriented paper. In the user stack, the major complexity involved in the IP++ implementation is in supporting the routing function. This is required when the current host is neither the source nor sink of a flow but is merely routing packets from one network to another. In this case, CPU and memory resources are dedicated to flows on the basis of a flow-spec supplied by the flow management protocol (see section 4.4). Otherwise, the function of the IP++ layer is effectively null as SDU sizes are restricted and no SAR is required at the IP layer (see below).
AAL5 is also implemented in the network actor. A software AAL5 implementation is required because our ATM interface cards only support data transfer at the granularity of ATM cells. The AAL5 implementation uses a single thread on the receive side and per-flow threads on the send side to perform segmentation and reassembly with optional checksumming. The use of per-flow threads reduces multiplexing in the stack to an absolute minimum as recommended in the literature [Tennenhouse, 90] . Currently, the maximum service data unit size for the AAL5, IP++ and transport layers alike is restricted to 64Kbytes. This means that no further segmentation/ reassembly is required above the AAL5 layer 4 . The ATM cards are interrupt driven and communication between the interrupt service routines and the per-flow AAL5 threads is via Chorus 'mini-ports'. See section 4.4.3 for more details of the low level cell handling functions and AAL5 implementation.
Memory Management Architecture
The standard abstractions used by the Chorus virtual memory system are segments, regions and mappers :-
• segments are the unit of information exchange between the outside world (e.g. files or swap areas) and the virtual memory (VM) layer in the kernel. In main memory segments are represented by so-called local caches of physical pages.
• regions are the unit of structuring of actor address spaces. A region contains a portion of a segment mapped to a given virtual address. Regions have associated access rights which are policed by the VM layer.
• mappers are supervisor actors which implement the link between external segments and their main memory representation and maintain the protection and consistency of segments. Mappers are accessed from the kernel via an upcall RPC interface when the kernel needs to bring in or swap out a page of a segment.
The purpose of our extended memory management architecture, which is built on top of the above abstractions, is to ensure that applications and QoS controlled connections can access memory regions with bounded latency. It is of little use to offer guaranteed CPU resources to threads if they are continually subject to non predictable memory access latency due to arbitrary page faulting 1 . Our design encapsulates most of the QoS driven memory management functionality inside a QoS enhanced mapper called the QoS mapper. The roles of the QoS mapper are:-
• supplying application actors with memory regions offering latency bounded access,
• determining whether or not requests for QoS controlled memory resources should succeed or fail,
• pre-empting QoS controlled memory from 'low urgency' threads on behalf of 'high urgency' threads when necessary, and,
• efficiently re-mapping QoS controlled memory regions from one actor to another.
In addition to servicing requests from the kernel VM layer, the QoS mapper is used to implement the connection abstraction in the intra-machine connection case (see section 4.5.3). User level code can also invoke the QoS mapper via extended versions of the rgnAllocate() and rgnFree() Chorus system calls. These respectively allocate and free a QoS controlled region of memory at connection establishment time.
Flow Management Architecture
We have described frameworks for the management of CPU, network and memory resources but have said nothing yet of the relationship between these frameworks. It is the task of the flow management architecture, and in particular the flow management protocol (FMP) [Campbell, 94] , to realise this relationship.
The FMP must arrange, at connection time, for the allocation of suitable CPU, memory and network resources according to the user specified QoS of the requested connection. The FMP co-operates with the CPU memory management and network subsystems and partitions the responsibility for QoS support among individual resource managers. For example, for remote communications, the FMP partitions the API level latency QoS parameter (see section 4.1) between the network and the CPU resource managers on each end system. The FMP is also responsible for dynamic QoS management in flows. In this role, it can adapt to degradations in one resource by compensating in terms of another. Ideally, it will do this without either involving the application or violating overall the QoS specification. For example, an increase in jitter caused by the network can be transparently compensated for by an increased buffer allocation at the receiver -as long as the latency QoS is not thereby compromised.
The flow management architecture adopts a similar split level structure to the scheduling and communications architectures. First, when a new QoS controlled connection is requested, a QoS translation function (see section 4) in the user level library determines the resource requirements of the request. Then, the output of the QoS translator is directed to the FMP which runs in a per-machine FMP actor (see figure 4) . QoS translation is treated in detail in section 4. 
Resource Management
Prior reservation of resources to connections is necessary to obtain guaranteed real-time performance. This section describes the resource reservation framework in our system and shows how user level QoS parameters are used to derive the resource requirements of connections and make appropriate reservations. It also examines some dynamic resource management issues. This paper concentrates on the reservation of specific resources (i.e. CPU, memory and network resources) rather than treating resource reservation as an integrated activity driven by the FMP.
In outline, there are two stages in the resource reservation process. QoS translation is the process of transforming user level QoS parameters into resource requirements and admission testing determines whether sufficient uncommitted resources are available to fulfil those requirements.
User QoS Parameters
The QoS parameters visible at the API level are as follows:- The two structures in the QoSVector union are for stream connections and message connections respectively. The first four parameters are common to both connection types. Commitment expresses a degree of certainty that the QoS levels requested will actually be honoured at run time. If commitment is guaranteed, resources are permanently dedicated to support the requested QoS levels. Otherwise, if commitment is best effort, resources are not permanently dedicated and may be preempted for use by other activities. Buffsize specifies the required size of the internal buffer associated with the connection's rtports. Priority is used for fine grained control over resource pre-emption for connections; all things being equal, a connection with a low priority will have its resources pre-empted before one with a higher priority.
Latency refers to the maximum tolerable end-to-end delay, where the interpretation of 'endto-end' is dependent on whether or not rthandlers are attached to the rtport. If rthandlers are attached, latency subsumes the execution of the rthandlers; otherwise it refers to rtport-to-rtport latency. When rthandlers are attached a further, implicit, QoS parameter called quantum becomes applicable. The value of this parameter is dynamically derived by the infrastructure whenever an rthandler is attached to an rtport. It is defined as the sum of the rthandler execution time and the execution time of the protocol code executed by the same thread directly before/ after the rthandler is called 1 . To determine the quantum value, the infrastructure performs a 'dummy' upcall of the handler and measures the time taken for it to return (a boolean flag is used to let the application code in the rthandler know whether a given call is 'real' or dummy). It is the responsibility of the application programmer providing the rthandler to ensure that the dummy execution path is similar to the general case. Although the value of quantum is dynamically refined as the connection runs, an inaccurate initial value will inevitably cause QoS violations.
Error has different interpretations depending on the connection type. For stream connections, it is used in conjunction with error_interval and refers to the maximum permissible number of buffer losses and corruptions over the given interval. In the case of message connections, it simply represents the probability of buffers being corrupted or lost (note that error_interval is not applicable to message connections).
For stream connections, there are three additional parameters, buffrate, jitter and delivery, which have no counterparts in message connections. Buffrate refers to the required rate (in buffers per second) at which buffers should be delivered at the sink of the connection. Jitter, measured in milliseconds, refers to the permissible tolerance in buffer delivery time from the periodic delivery time implied by buffrate. For example, a jitter of 10ms implies that buffers may be delivered up to 5ms either side of the nominal buffer delivery time. Delivery also refines the meaning of buffrate. If isochronous delivery is specified, stream connections attempt to deliver precisely at the rate specified by buffrate; otherwise, if delivery is workahead, it is permitted to 'work ahead' (ignoring the jitter parameter) at rates temporarily faster than buffrate. One use of the workahead delivery mode is to more efficiently support applications such as real-time file transfer. Its primary use, however, is for pipelines of processing stages where isochronous delivery is not required until the last stage [Coulson, 94a] .
Resource Classes
In the following sections, we distinguish four major classes of QoS controlled connection for resource management purposes. These resource classes, named G I , G W, B I, and B W are selected on the basis of the commitment and delivery QoS parameters described above. They are defined and illustrated in figure 5.
In addition to the two best effort classes shown in figure 5 , a third best effort class, B C , is distinguished which refers to non real-time Chorus and UNIX threads out of the scope of the real-time extensions. Additionally, all three best effort classes are often grouped together and 
QoS Translation
For admission testing and resource allocation purposes for stream connections, it is necessary to know the period and quantum of the threads associated with the connection. The period is simply the reciprocal of the buffrate QoS parameter and the quantum is implicitly derived at connect time as explained in section 4.1. Figure 6 illustrates the notions of period and quantum together with the related scheduling concepts of scheduling time, deadline and jitter. For message connections, sporadic server threads are used at the receive side 1 . One sporadic server per application actor is provided for each of the two applicable commitment classes (viz. G W and B; isochronous delivery is not applicable to message connections), and each sporadic server handles all the message threads in its class. The quantum of each server is set to the maximum of the quanta of all the message threads in its class to ensure that adequate processing time is available for any of the server's associated threads. The period of each server is heuristically derived as follows:-period = min(recv_ latency 1 , ..., recv_ latency n ) Recv_latency i is the proportion of the total end-to-end latency allocated by the FMP to the receive end-system for message connection i. This method of calculating period is a compromise which requires less resource than an optimal period (i.e. the optimal period, 1 / quantum, would ensure that the server was always ready to service a message but would take all the CPU resource allocated to the class!) while offering a reasonable probability that the server will be ready when a message arrives.
Admission Testing
The semantics of thread scheduling for each of the three resource classes are as follows:-• G I : threads for these connections are (preemptively) scheduled to run such that the completion of a quantum is guaranteed to be completed by the logical arrival time + quantum + j (where j is the jitter QoS parameter and logical arrival time is the start of the requisite period). An extended earliest deadline first [Liu, 73] (EDF) algorithm and admission test is used to ensure this behaviour.
• G W : these are scheduled according to the standard preemptible EDF policy. The jitter 1 There is no thread implicitly associated with the source side of message connections. Dedicated threads are only applicable when rthandlers are used and, as pointed out in section 3.1, it is not useful to attach rthandlers to the source of message connections as message connections are not active in the sense of stream connections.
QoS parameter is ignored and quanta may be scheduled ahead of their logical arrival time to permit workahead. Again, an admission test is performed.
• B: these are scheduled according to the preemptible earliest deadline first policy but no admission test is used.
Each of the G and B resource classes is allocated a fixed portion of the CPU resource. Note, however, that the 'firewall' that this separation implies is used only to limit the number of threads in each class -not to restrict the use of CPU cycles at run time. If there are unused resources in one class, these resources are automatically exploited by the other class at run time (see section 4.3.3).
The firewalls can be dynamically altered at run time by the programmer, but a typical configuration will allow a relatively small allocation for G threads. This is to encourage users to choose best effort threads wherever possible. Best effort threads should be perfectly adequate for many 'soft' real-time needs so long as the system loading is relatively low. The guaranteed classes should only be used when absolutely necessary -for example when threads are delivering data to a end device intended for human perception such as a video frame buffer.
The admission tests for G I threads are:-
The admission test for this class is a two stage process, and each of the two tests are modifications of the well known Liu/Layland test [Liu, 73] (this guarantees that each quantum in the given set of tasks can be completed at least by the end of its period as long as it is runnable at the start of its period). The first of our tests ensures that the overall resource used by all G threads is not greater than the allocated portion. N G refers to the total number of G threads in the system and R G refers to the portion of CPU resources dedicated to this class of threads (such that R G + R B ּ = 1 where R B represents the portion of the CPU resource dedicated to B threads).
The second test imposes the additional constraint that each quantum must complete by the end of its user stated jitter bound rather than simply by the end of the requisite period. Note that this second test is rather conservative (e.g. if a thread with zero jitter is requested the test will pass only this one thread!). However, we relax this over-conservative property by also taking into account the notion of harmonic sets (i.e. sets of threads all of whose periods are divisible by the period of the member with the smallest period). It can be shown that harmonic sets can be scheduled without clashes as long as, in each period of the thread with the smallest period, it is possible to fit the quanta of all the threads in the set that fall within this period. This remains true even where the threads involved have a requirement for zero jitter. We are also working on an approach that allows us to optimally exploit the degrees of freedom allowed by the threads with relaxed jitter constraints for use by those with tight constraints 1 .
For G W threads the admission test is simply:-
For B threads there is no admission test and the test for G W sporadic servers is identical to that for G W periodic threads. Each time a new message connection is created which alters the period or quantum of its server, a new admission test must be performed to ensure that the modified sporadic server can still be accommodated in the appropriate resource class.
Dynamic QoS Maintenance
At run time, the dynamic operation of the scheduling scheme uses a combination of priorities 1 , deadlines and scheduling times to capture the abstract notion of 'urgency'. The scheduler uses three distinct priority bands into which the four classes of thread are mapped. The semantics of priority are that at any given time there is no runnable thread in the system that has a priority greater than the currently running thread. Within each priority band, all threads are made runnable when their scheduling time is reached and actually run when their deadline is earlier than the deadline of all other runnable threads in the band.
The G I class is given a single high priority band (only critical Chorus server threads such as the pager daemon are allocated a higher band). B threads are given the next highest band and G W threads are initially assigned to the lowest priority band. G I threads are made runnable whenever their logical arrival time is reached (i.e. the start of the period pertaining to their current quantum). As mentioned above, G W threads are initially assigned to the lowest priority band but they are 'promoted' to the G I band when their logical arrival time is reached. This means that they can enjoy workahead when resources allow, but not at the expense of G I and B threads. B W threads are also runnable before their logical arrival time but are not similarly promoted. Finally, B I threads only become schedulable at a time indicated by the deadline minus the quantum time. This approximates isochronicity to the extent that it removes the possibility of jitter causing threads to complete before time although it still leaves the possibility of them completing after time. This overall scheme, in conjunction with the admission tests, ensures that G I threads always meet their jitter constraints, G W threads always at least meet their rate requirement, and B threads optimally share the resources left to them.
Non real-time threads in the B C class (e.g. those from conventional UNIX applications) are assigned appropriate priorities so that they receive reasonable service according to their role. Their deadline and scheduling time are always set to now so that they are effective scheduled solely on the basis of their priority. As an example B C threads fulfilling an interactive role would have relatively high priority which may be greater than that of B threads. Other B C threads, such as compute bound applications and non time critical daemons, will have accordingly lower priorities.
The Network Resource
QoS Translation
The network sub-system offers guarantees on bandwidth, delay bounds and packet loss. To enable it to do this, the QoS translation function maps the API level QoS parameters onto a flow spec which is a representation of QoS appropriate to the IP++ and ATM levels:- Flow_id uniquely identifies the network level flow. It is the virtual circuit identifier for flow specs used at the AAL5/ATM level and the flow id in the IP++ packet header for flow specs used at the IP level. Mtu_size 1 refers to the maximum transmission unit size and rate refers to the rate at which these units are transmitted. These are directly derived from the buffsize and buffrate API level QoS parameters. Delay comprises that portion of the API level latency parameter which has been allocated, by the FMP, to the network. It subsumes both propagation and queuing delays in the network. Finally, loss is an upper bound probability of mtu loss due to buffer overflow at switches and routers. Loss is trivially derived from the error and error_interval API level QoS parameters.
Admission Testing
In the network, only two traffic classes are recognised: guaranteed and best effort as denoted by the commitment API level QoS parameter. Admission testing and resource allocation are only performed for the former; best effort flows use whatever resource is left over.
For guaranteed flows, three admission tests are performed at each switch along the chosen path: a bandwidth test, a delay bound test and a buffer availability test. If, at the current switch, the admission control tests are successful, the necessary resources are allocated. Then the switch appends details of the cumulative delay incurred so far, and forwards the flow spec to the next switch. Eventually, the remote end-system performs the final tests and determines whether or not the QoS specified in the flow spec can be realised.
If the required QoS is realisable, the remote end-system returns a confirmation message to the initiating end-system. As it traverses the same route in reverse, the admission test protocol relaxes any over-allocated resources at intermediate switches [Anderson, 91] .
Bandwidth Test
The bandwidth test consists in verifying that enough processing (switching) power is available at each traversed switch to accommodate an additional flow without impairing the guarantees given to other flows. The admission test must satisfy worst case throughput conditions; this happens when all flows send packets back to back at the peak rate. As in section 4.3.2 the admission control test is based on [Liu, 73] :-
Here, t i refers to the service time (cf. mtu quantum) of flow i in the current switch, where there are N flows and rate i is the rate of the i'th flow (i.e. 1/ mtu period). R, 0 ≤ R ≤ 1, represents the portion of resource dedicated to guaranteed flows.
Delay Bound Test
The delay bound test determines the minimum acceptable delay bound which does not cause scheduler saturation. There are two phases in the delay bound test. First, each switch on the data path computes a local delay bound. Second, it is checked that the sum of all the local delay bounds do not exceed the flow spec's delay parameter.
The first phase calculation is taken from [Ferrari, 90] 
Here, d is the local delay bound incurred at the current switch by the current flow. As before, t i refers to the service time of flow i in the current switch, but here the index variable i ranges over the members of a set U. The set U contains those flows supported by the current switch whose local delay bound is lower than the sum of the service times of all flows supported by the current switch. N U represents the cardinality of U. T represents the largest service time of all flows in a set V where V is the complement of set U. A full proof of the theorem underlying this formula can be found in [Ferrari, 90] The second phase calculation is:-
This merely requires that sum of the delays at each switch is less than the delay parameter in the flow spec. Ns refers to the number of switches on the path and dn refers to the n'th value of d obtained from the first phase calculations.
Buffer Availability Test
The amount of per-switch memory allocated to a new flow must be sufficient to buffer the flow for a period which is greater than the combined queuing delay and service time of its packets. The calculation for buffer space is:-
Here, buffersize represents the amount of memory that must be allocated at the current switch for the current flow. The combination of the queuing delay and service time is bounded by d as derived from the first phase delay formula above.
Dynamic QoS Maintenance
Much of the dynamic QoS maintenance for the execution of communications protocols in the end-system is encapsulated either in the protocols themselves (e.g. error control), in the scheduling subsystem (e.g. rate control, maintaining latency and jitter bounds) or in the memory management subsystem (i.e. buffer management). However, one interesting QoS maintenance issue not in this category is the interleaving of ATM cells at the network interface from different connections on the basis of their QoS [Campbell, 94] . On many ATM interface cards with on-board AALs this is taken care of in hardware but in our case we have been able to investigate this issue in software due to the fact that our interface cards only deal with the ATM level.
The receive side cell processing is simple. The receiver interrupt service routine 1 reads the VCI of the current cell while it is still on the ATM interface card. The interrupt service routine then dispatches a receiver thread to copy the cell payload into the appropriate partially assembled AAL5 packet, and when the receiver thread sees the last cell of an AAL5 packet, it raises a software interrupt to the appropriate VP. Unfortunately, we are not able to perform any QoS driven scheduling on the receive side as it has proved imperative to get each cell off the board as quickly as possible to avoid excessive cell loss due to FIFO overrun. Thus the receive thread is given a scheduling priority higher than even G I threads.
On the transmit side, though, we are able to schedule cells more intelligently and have designed an EDF based cell level scheduler. Application actors running send side user level transport protocol code deliver buffers to the network actor via a system call. This informs the network actor of i) the location in its address space into which the buffer has been mapped and ii) the deadline of the buffer (which is the end of the quantum of the transport protocol thread).
The cell level scheduler runs in the context of the transmit interrupt service routine which is periodically activated by the ATM card to signal that cells can be copied to the card for transmission. The scheduler chooses to run one of a number of per-connection transmit threads by sending a message to a mini-port on which the transmit thread is waiting (see figure 7) . The choice of thread to activate is made on the basis of priority, deadline and scheduling time as described in section 4.3.3. Each transmit thread is given the same priority band as its associated user level lightweight thread, and the deadline of each thread is derived from the deadline of the next cell in the thread's associated buffer. Cell deadlines themselves are derived by giving each cell in the buffer a specific temporal offset from the deadline of the entire buffer. The scheduling time of each thread becomes now whenever the thread has a buffer to send. The transmit threads are allocated at connection establishment time and are taken into account in the scheduling admission tests. This is done by adding a time t tx to the quantum parameter of the connection's transmit side lightweight thread (see section 4.1); t tx is calculated as cells x t cell where cells is the number of ATM cells in a buffer of size buffsize and t cell is the average time taken to transfer an ATM cell to the interface card.
The Memory Resource
QoS Translation
We can deduce two memory related quantities from the user supplied QoS parameters at connection establishment time: i) the number of buffers required per connection, and ii) the required access latency associated with those buffers. Buffers are implemented as Chorus memory regions.
Number of buffers
To calculate the end-system buffer requirement, the buffsize, buffrate and jitter QoS parameters are used. It is also necessary to take into account the network delay bound, delay, offered by the FMP. The network delay bound will typically permit a larger degree of jitter than the API level jitter bound and any discrepancy must be made good through the use of additional jitter smoothing buffers. Given these input parameters, the expression for the number of buffers required at the receiver is:-
In this formula, the expression in the brackets represents the maximum time for which any single buffer must be held. Delay is the delay bound specified in the network level flow spec while quantum, jitter and buffrate are API level QoS parameters. Jitter is divided by two because the jitter parameter expresses both lateness and earlyness and it is only the lateness component that need be taken into consideration.
Only one buffer is required at the sender due to the structure of the send-side communications architecture: each buffer is assumed to be 'on the wire' before the start of the next period.
Region access latency There are basically two qualities of memory access available in the standard Chorus system. These relate to the access latency of swappable pages and the access latency of locked pages. The latency bound of the former is a function of i) the delay due to the RPC communication between the VM layer and the mapper, and ii) the delay associated with the external swap device 1 . The latency bound of the latter is much smaller and is a function of the system bus and clock speed.
We assign either swappable or locked regions to connections on the basis of their resource class as follows:-• G I : buffer regions allocated to these connections are locked and non-preemptible.
• G W : buffer regions for these connections are locked but are potentially preemptible by memory requests from G I connections if memory resources run low.
• B: buffer regions for these connections are assigned from standard swappable virtual memory. These regions may be explicitly locked by the API library code but are subject to pre-emption from by both G I and G W connections. The decision as to whether the library code should lock buffers or not is determined by the priority API level QoS parameter.
The QoS mapper can deduce the class of each memory request on the basis of the commitment, delivery and priority QoS parameters which are initially passed to the extended rgnAllocate() system call and retained to validate future operations on regions.
Admission testing
In its admission testing role, the QoS mapper maintains tables of all the physical memory resources in the system. In a similar way to the KLS, it also maintains firewalls and high and low water marks between resource quantities dedicated to the different connection classes. The B section is used by all standard and non real-time applications as well as best effort connections.
If no physical memory is available to fulfil a request from a G I connection, the QoS mapper can preempt a locked memory region from an existing B or G W connection. Similarly, G W connections can preempt locked regions from B connections. The QoS mapper chooses for preemption the buffer associated with the connection with the lowest priority in the lowest class available. The effect of preemption is simply to transform locked memory into standard swappable memory. This, of course, may result in a failure of the preempted connection's QoS commitment. However, a software interrupt is delivered to the ULS of a thread whose memory has been preempted so that if QoS commitments are violated, the connection concerned can deduce the likely reason.
Dynamic QoS Maintenance
The only dynamic QoS mapper function we have yet considered in detail is the region remapping function. This is used when buffers are mapped from one actor to another in a QoS controlled connection between local rtports. Region re-mapping is particularly important in the context of pipelines which arise when applications are structured as chains of modules which sequentially process a stream of real-time data. Pipelines can be implemented either within single actors or across multiple actors (or, indeed, across multiple machines although it is only the intra-machine cases that concern us here).
Pipelines across multiple actors are implemented using software interrupts as the control transfer mechanism. When a pipeline stage wants to send a buffer of data to a subsequent stage in another actor, the user level library implementing the QoS controlled connection performs a software interrupt:-int raiseEvent(VP *dest; int event; bool unmap; VmAddr addr; VmSize size);
The raiseEvent() system call specifies a destination actor and details of the memory region to be remapped. When the kernel receives this call, it invokes the QoS mapper which maps the specified region into the destination address space (the boolean argument is used to control whether or not the region is also unmapped from the caller's address space). The QoS mapper then forwards a software interrupt to the target VP, passing as an argument the virtual address at which the region is mapped (see figure 8) . Note that, in many cases, it is only necessary to perform this mapping the first time data is passed along the pipeline. Subsequent transfers can be accomplished using the existing shared region that raiseEvent() has already established and simply passing control with a call of raiseEvent with null addr and size parameters.
The extra cost due to the QoS mapper invocation is minimal. It incurs no protection boundary crossing and no virtual memory context switch as the QoS mapper is executed as a supervisor actor and thus shares the kernel's address space.
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Figure 8: Pipeline example
The QoS mapper is also currently used as a repository of QoS related statistics of relevance to user level library code when it detects QoS degradations. The primary statistic is the number of page faults incurred by a region associated with a B connection. This information is used to better inform the choice of which B regions to lock and which to leave unlocked.
Related Work
A large amount of work has been carried out on QoS support in networks but significantly less work has been done on integrated QoS support over all layers including the end-system. Several different ways of categorising QoS guarantees have been identified in the network level work. For example, in [Clark, 92] a distinction is made between three different service commitments: i) guaranteed service for real-time applications; ii) predicted service, which utilises the measured performance of delays and is targeted towards continuous media applications; and iii) best effort service, where no QoS guarantees are provided. In our design, commitment is supported both in the network and in the end-system.
There have been a number of reported efforts in the area of resource reservation in network nodes. In particular, ST-II [Topolcic, 90] was designed as a source initiated resource allocation framework for packetised audio and video communications across the Internet. RSVP [Zhang, 93] is a similar design which offers receiver initiated reservation and multipoint-tomultipoint support. SRP [Anderson, 91] , also designed for the Internet, supports both network and end-system resource allocation.
In the area of QoS configurable transport systems, [Wolfinger, 91] describes a protocol intended to run over a network layer offering comprehensive QoS guarantees. The protocol offers QoS configurability and includes an algorithm for bounding buffer allocation given throughput and jitter bounds. The design uses a shared memory interface between user and protocol threads. However, scheduling issues were not addressed in this work. Another prominent QoS driven transport protocol is TPX which was designed under the Esprit OSI 95 project [Baguette, 92] .
The HeiTS project [Hehmann, 91] has investigated end-system issues in the integration of transport QoS and CPU scheduling. HeiTS puts considerable emphasis on an optimised buffer pool which minimises copying and also allows efficient data transfer between local devices. The scheduling policy used is a rate monotonic scheme whereby the priority of the thread is proportional to the message rate accepted. The implementation environment of HeiTS, AIX and OS/2, differs from our microkernel based environment.
A major influence on our work in the scheduling area is the split level scheduling scheme described in [Govindan, 91] . However, in Govindan's scheme, there is no end-to-end QoS control and, although threads are appropriately scheduled once an application level message has been received, the scheduling of protocol processing is controlled by a standard non real-time policy. Our scheme integrates the scheduling of protocol and application processing through the mechanisms of rthandlers and QoS controlled connections. Govindan also describes a framework for inter-address-space communication known as memory mapped streams (MMS). MMSs are integrated with the scheduling system and work with a range of data transfer implementations such as copying, shared memory or re-mapping. However, the abstraction is only applicable for intra-machine communication. Our QoS controlled connection abstraction performs a similar role but is applicable to remote as well as local communications. Our design as a whole also differs in that it incorporates guaranteed as well as best effort commitment.
Work on real-time extensions to the Mach micro-kernel, consisting of real-time threads, real-time synchronisation primitives and time driven scheduling, is described in [Tokuda, 92] . The scheduling mechanism is derived from the ARTS kernel and permits hard real-time scheduling based on EDF. The main limitations of this work are the lack of API level QoS specification and the lack of integration with the communications sub-system. As an example of the latter, the API provides means to create periodically executable threads, but there is no way to associate this periodicity with the arrival of messages on a Mach port. More recent work by the same group has addressed QoS issues, including QoS monitoring through the concept of deadline handlers which are invoked when deadlines are missed [Tokuda, 93] .
Conclusions and Future Work
We have described the design of a QoS driven communications stack in a micro-kernel operating system environment. The discussion has focused on resource management aspects of the design and in particular we have dealt with CPU scheduling, network resource management and memory management issues. The architecture minimises kernel level context switches and exploits early demultiplexing so that incoming data can always be treated according to the QoS of its associated API level connection. It also eliminates data copying on both send and receive (except for unavoidable copies to/from the ATM interface card). On send, the user's buffer is mapped to the lower layers which process it in situ, and, on receive, the lower layers allocate a buffer and map it to the transport layer which subsequently passes it to the application by passing the address of the buffer as an argument to an rthandler.
At the present time we are experimenting with an infrastructure consisting of three 486 PC's running Chorus and connected to an Olivetti ATM switch via ISA bus ATM interface cards. The PCs contain VideoLogic audio/ video/ JPEG compression boards as real-time media sources/ sinks. The Olivetti switch is also connected to a wider ATM network consisting of Fore ASX100 and Netcomm DV2 switches. The current state of the implementation is that the API, split level scheduling infrastructure, transport protocol and ATM card drivers are in place. In the next implementation phase we will refine the QoS driven memory management scheme and add heterogeneous networking with IP++ support.
There remain a number of important issues which we have yet to tackle. One is the need to synchronise real-time data delivery on separate application related connections (e.g. for lip sync over audio and video connections). Along with our collaborators at CNET, Paris, we are currently investigating the use of real-time controllers written in the Esterel real-time language for this purpose [Hazard, 91] . Another issue, which is being addressed in a related project at Lancaster, is the requirement for QoS controlled multicast connections. We already know how we can support multicast at the API level, but our ideas on engineering multicast support in the micro-kernel environment are still immature. A further issue is the incompleteness of the dynamic QoS management design. In particular, we would like to extend our design to include access latency bounds on swappable memory regions and also to accommodate comprehensive QoS monitoring and automated reconfiguration of resources in the event of QoS degradations.
Finally, we briefly report on our experiences with our ATM hardware, which is proprietary equipment supplied by Olivetti Research Labs, Cambridge, UK. The hardware consists of PC ISA bus ATM interface cards and a 'soft' switch which runs a microkernel called ATMos and is fully programmable. While the link speed of the ATM equipment is 100Mbps, and the switch is capable of throughput of this order, the speed of the system as a whole is restricted by the fact that the ATM interface cards only support host/card data transfer at the granularity of ATM cells. Although this is a drawback in performance terms, the advantage is that it permits us to experiment with cell level scheduling in the end-systems (see section 4.4.3) as well as in the switch [Ball, 94] . Unfortunately, the card has architectural as well as performance implications for the rest of our design in that it dictates that SAR be carried out in kernel space to avoid the crippling overhead of a software interrupt/ asynchronous system call per cell. We are thus forced to compromise our ideal strategy of a single, non-multiplexed, user-level, perconnection thread operating all the way up/ down the stack. Another problem is that the receive side AAL5 kernel thread in the network actor is impossible to schedule correctly as it must take 'top' priority in order to ensure that cells are copied off the card as soon as possible. In light of these considerations, we intend to experiment in the future with an interface card that has onboard AAL5 and DMA for cell movement in order to realistically evaluate the performance potential of our design.
